


+



+

FIG. 3A






FIG. 3B



DEVICE READ LATENCY	CFG2	CFG1	CFG0
MINIMUM DEVICE READ LATENCY	0	0	0
MINIMUM DEVICE READ LATENCY + 1 CLOCK CYCLE	0	0	1
MINIMUM DEVICE READ LATENCY + 2 CLOCK CYCLES	0	1	0
MINIMUM DEVICE READ LATENCY + 3 CLOCK CYCLES	0	1	1
MINIMUM DEVICE READ LATENCY + 4 CLOCK CYCLES	1	0	0
MINIMUM DEVICE READ LATENCY + 5 CLOCK CYCLES	1	0	1
MINIMUM DEVICE READ LATENCY + 6 CLOCK CYCLES	1	. 1	0
MINIMUM DEVICE READ LATENCY + 7 CLOCK CYCLES	1	1	1



DRAM 3

DRAM 4

DRAM 2

DRAM 1

DRAM 8

DRAM 7

S

DRAM

9

DRAM

T9 T10 T11 T12 T13 T14 T15

<u></u>

<u>1</u>9

7

T3 T4

22

 \sqsubseteq

ဥ